

2011년2학기  
임베디드시스템 응용 (#514118 )  
#11. Serial communication 5  
I<sup>2</sup>C-bus, IIC0 #2

한림대학교  
전자공학과 이선우

# Configuration of IIC0

Table 18-1. Configuration of Serial Interface IIC0

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0) Port mode register 6 (PM6) Port register 6 (P6)


7bit  
addressing  
support only.

Port setup

- SCL0: P6.0
  - SDA0: P6.1
  - PM6.x=0
  - P6.x=0
- (Set IICE0=1 before port setup)

# Control regs.: IICC0


## ▶ IIC control register 0 (IICC0)



- ▶ IICE0: en/disable module
- ▶ LRELO: 현재 통신 동작 취소하고 대기 상태로 만듦.
- ▶ WRELO: wait 취소
- ▶ SPIE0: Stop condition 발견 시 인터럽트 발생 유무 결정
- ▶ WTIM0: wait 시점 결정 (8/9번째 클럭)
- ▶ ACKE0: ACK 제어 (en/disable)
- ▶ STT0: Start condition trigger
- ▶ SPT0: Stop condition trigger

# Control regs.: IICCL0

## ▶ IIC clock selection reg.0 (IICCL0)



- ▶ SMC0: standard/high-speed mode 결정
  - ▶ Standard: 0~100KHz, high-speed: ~400KHz
- ▶ DFC0: digital filter on/off in high-speed mode
- ▶ Clock speed selection:

Table 18-2. Selection Clock Setting

IICX0		IICCL0		Selection Clock (fw)	Transfer Clock (fw/m)	Settable Selection Clock (fw) Range	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0				
CLX0	SMC0	CL01	CL00				
0	0	0	0	f <sub>PRS</sub> /2	fw/44	2.00 to 4.19 MHz	Normal mode (SMC0 bit = 0)
0	0	0	1	f <sub>PRS</sub> /2	fw/86		
0	0	1	0	f <sub>PRS</sub> /4	fw/86		
0	0	1	1	f <sub>EXSCL0</sub>	fw/66	6.4 MHz	
0	1	0	×	f <sub>PRS</sub> /2	fw/24	4.00 to 8.38 MHz	High-speed mode (SMC0 bit = 1)
0	1	1	0	f <sub>PRS</sub> /4	fw/24		
0	1	1	1	f <sub>EXSCL0</sub>	fw/18	6.4 MHz	
1	0	×	×	Setting prohibited			
1	1	0	×	f <sub>PRS</sub> /2	fw/12	4.00 to 4.19 MHz	High-speed mode (SMC0 bit = 1)
1	1	1	0	f <sub>PRS</sub> /4	fw/12		
1	1	1	1	Setting prohibited			

# Control regs.: IICS0

## ▶ IIC status registers (IICS0)

Figure 18-6. Format of IIC Status Register 0 (IICS0) (1/3)


Address: FFAAH	After reset: 00H	R						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0

- ▶ MSTS0: master(1), slave/통신대기 상태(0)
- ▶ ALD0: arbitration loss, 1:loss, 0:win
- ▶ EXC0: detection of extension code (10bit add.)
- ▶ COI0: detection of matching add.
- ▶ TRC0: detection of tx/tx status, 0:rx, 1:tx
- ▶ ACKD0: detection of ack. (nACK)
- ▶ STD0: detection of start cond.
- ▶ SPD0: detection of stop cond.

# Operations: master

## ▶ Master operation in single master system


Figure 18-23. Master Operation in Single-



# Timing of INTIIC0



(a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)

(i) When  $WTIM0 = 0$



## Restart



(ii) When  $WTIM0 = 1$



# Operations

- ▶ Slave operation
  - ▶ Event-driven
  - ▶ Flags
    - ▶ communication mode flag
    - ▶ ready flag
    - ▶ comm. direction flag


Figure 18-25. Slave Operation Flowchart






# Operations

## ▶ Slave operation: ISR




# Timing of INTIIC0

(i) When  $WTIM0 = 0$



(ii) When  $WTIM0 = 1$



# Code for IIC0 master operation

```
unsigned char txflag;
#pragma vect INTIIC0 i2c_isr
__interrupt void i2c_isr(void)
{
    if(!send_end) {
        //prepare tx data
        txdata=DATA_TX;
        IIC0 = txdata;
    }
    else
        SPT0 = 1;
}
void main(void)
{
    //first enable IIC0 module
    IICC0 = 0x80;
    //port setup for IIC0
    PM6.0 = 0, PM6.1 = 0;
    P6.0 = 0, P6.1 = 0;
    //setup IIC0
    //set clock selection
    IICX0 = 0;
    IICCL0 = 0x02; //fPRS/4, fw/86

    SVA0 = I2CADD_ME;
    IICF0 = 0x02; //STCEN=1
    IICC0 = 0x9c; //IICE0, SPIE0,
    WTIMO, ACKE0=1

    IICMK0 = 0;
    EI();

    //send start cond.
    STT0 = 1;
    //send slave add. + nWrite
    IIC0 = I2CADD_SLAVE;
}
}
```